



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/740,411	12/19/2000	Chin-Long Chen	POU920000117US1	3694

7590 05/06/2004

Lawrence D. Cutter, Attorney
IBM Corporation, Intellectual Property Law Dept.
2455 South Rd., M/S P386
Poughkeepsie, NY 12601

EXAMINER

VAUGHAN, MICHAEL R

ART UNIT PAPER NUMBER

2131

DATE MAILED: 05/06/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/740,411

Applicant(s)

CHEN ET AL.

Examiner

Michael R Vaughan

Art Unit

2131

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 19 December 2000.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-10 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☐ Claim(s) 1-10 is/are rejected.
- 7) ☒ Claim(s) 1,6 and 7 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 June 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>4</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claims 1-10 have been examined and are pending.

Information Disclosure Statement

An initialed and dated copy of Applicant's IDS form 1449, Paper No. 4, is attached to the instant Office action.

Drawings

Formal drawings filed 6-28-01 are required accepted.

Claim Rejections - 35 USC ' 101 Utility

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claims 1-10 are rejected under 35 U.S.C. 101 because the language of the claims 1, 3, 5, 6, and 7 raises a question as to whether the claim is directed merely to an abstract idea that is not tied to a technological art, environment, or machine which

would result in a practical application producing a concrete, useful, and tangible result to form the basis of statutory subject matter under 35 USC 101.

Claim Objections

Claim 1 is objected to because of the following informalities: "the constant, C" should be --a constant, C--. Also at line 20 the word --said-- is repeated "said said". Appropriate correction is required.

Claims 6 and 7 are objected to because of the following informalities: "multiplexor(s)" should be --multiplexer(s)--.

Claim Rejections - 35 USC ' 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 6-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Monier (USP 5, 764,554)

As per claim 6 Monier teaches a circuit having two input operands for signals representing binary numbers (see figure 1), a first register for providing input operands to said circuit (figure 1, elements 16 and 17), second register means for storing output from said circuit (figure 1, element 18), and a means for controlling input operand selection to said circuit (figure 1, elements 23 and 24).

As per claim 7, Monier teaches a modular multiplication circuit having two inputs operands for signals representing binary numbers (see figure 1), a first multiplexer for selecting input signals for first input (figure 1, element 23), a second multiplexer for selecting input signals for second input (figure 1, element 24) a first output register (figure 1, element 16), a second output register (figure 1, element 11), and selector circuit for supplying output to one or both of first and second registers (figure 1, elements 14 and 24), and means for controlling first and second multiplexers (figure 1, element 23).

The scope of a product claim is defined by the apparatus's structures. Another apparatus with the same structures is presumably capable of performing the function of the claimed apparatus. Therefore the apparatus of the prior art anticipates the apparatus of the claimed invention. See MPEP 2106 2(c)

“Office personnel should begin claim analysis by identifying and evaluating each claim limitation. For processes, the claim limitations will define steps or acts to be performed. For products, the claim limitations will define discrete physical structures or materials. Product claims are claims that are directed to either machines, manufactures or compositions of matter. The discrete physical structures or materials may be comprised of hardware or a combination of hardware and software.”

2106 IV (B) 2(a)

“Products may be either machines, manufactures, or compositions of matter. A machine is “a concrete thing, consisting of parts or of certain devices and combinations of devices.” Burr v. Duryee, 68 U.S. (1 Wall.) 531, 570 (1863).”

As per claim 8, Monier teaches a finite state machine which switches states in dependence on the values of e_i and a counter (column 5, lines 47-55).

As per claim 9, Monier teaches said counter counts from 0 to t (column 16, lines 53-57 and column 1, lines 59-60).

As per claim 10, Monier teaches said finite state machine includes a one-bit register indicating first and second step states (column 5, lines 47-55).

Claim Rejections - 35 USC ' 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Monier (USP 5,764,554).

As per claim 1, Monier teaches a method for computing A^E modulo N , where A , E and N are integers, with $A < 2N$, all having binary representations, and where n is the number of bits in the binary representation of N (column 1, lines 40-44), and where $\Sigma = \sum e_i 2^i$, and where t is the number of bits in the binary representation of E , and where m and k are two positive integers such that $mk = n$ (column 1, line 55), said method comprising the steps of:

providing a signal representing the constant, C , which is equal to $2^{+2mk} \bmod N$ (column 8, line 63) ;

multiplying said value A by said constant C using a circuit which accepts two input operands and which produces an output result value Z_0 given by $A \cdot C \cdot 2^{-mk}$ modulo N (column 1, line 50 and column 7, line 30);

storing said value Z_0 in a first register and in a second register (column 7, line 64);

for sequential values of an index i running from 1 to t, repeatedly using the value in said second register as both of said operands for said circuit, with the output of said circuit being stored back into said second register and, when e_{t-i} is 1, using again the contents of said second register as one input operand to said circuit with said other input operand being said Z_0 value in said first register with the output of said circuit being stored in said first register (column 7, lines 54-62);

upon completion of said repetition, operating said circuit with the contents of said second register as one input operand with the constant 1 as said other input operand (column 7, lines 65-67); and

storing the output of said circuit in at least one of said registers, whereby said at least one register contains the binary representation of A^E modulo N (figure 3, element 108).

Monier is silent in disclosing that mk is greater than or equal to $n+2$. This modification would give the m words of k bits ample storage space if the register were greater than $n+2$. One of ordinary skill in the art would know that a memory overflow would cause hardware to return invalid data.

In view of this, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Monier because it would allow the bits to be shifted without overflowing.

As per claim 1, Monier teaches a method for computing A^E modulo N , where A , E and N are integers, with $A < 2N$, all having binary representations, and where n is the number of bits in the binary representation of N (column 1, lines 40-44), and where $\Sigma = \sum e_i 2^i$, and where t is the number of bits in the binary representation of E , and where m and k are two positive integers such that $mk = n$ (column 1, line 55), said method comprising the steps of:

providing a signal representing the constant, C , which is equal to $2^{+2mk} \bmod N$ (column 8, line 63) ;

multiplying said value A by said constant C using a circuit which accepts two input operands and which produces an output result value Z_0 given by $A C 2^{-mk}$ modulo N (column 1, line 50 and column 7, line 30);

storing said value Z_0 in a first register (column 7, line 64);

if $e_0 = 1$, storing the value 1 in a second register, otherwise storing the contents of said first register in said second register (column 3, lines 60-63);

for sequential values of an index i running from 1 to t , repeatedly using the value in said second register as both of said operands for said circuit, with the output of said circuit being stored back into said second register and, when e_{t-i} is 1, using again the contents of said second register as one input operand to said circuit with said other

input operand being said Z_0 value in said first register with the output of said circuit being stored in said first register (column 7, lines 54-62);

upon completion of said repetition, operating said circuit with the contents of said second register as one input operand with the constant 1 as said other input operand (column 7, lines 65-67); and

storing the output of said circuit in at least one of said registers, whereby said at least one register contains the binary representation of A^E modulo N (figure 3, element 108).

Monier is silent in disclosing that m_k is greater than or equal to $n+2$. This modification would give the m words of k bits ample storage space if the register were greater than $n+2$. One of ordinary skill in the art would know that a memory overflow would cause hardware to return invalid data.

In view of this, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Monier because it would allow the bits to be shifted without overflowing.

As per claim 4, Monier teaches final storing step stores the result in said second register (figure 3, element 108).

As per claim 5, Monier teaches a method for computing A^E modulo N , where A , E and N are integers, with $A < 2^N$, all having binary representations, and where n is the number of bits in the binary representation of N (column 1, lines 40-44), and where $\Sigma =$

$\sum e_i 2^i$ and where t is the number of bits in the binary representation of E , and where m and k are two positive integers such that $mk = n$ (column 1, line 55), said method comprising the steps of:

repeatedly operating, for at most t cycles, a circuit which computes $F G 2^{-mk}$ modulo N for binary input operands F and G to said circuit, with said circuit inputs being controllably selected, during each repetition, from the constant 1, the constant 2^{+2mk} modulo N and the previous output from said circuit so as to produce an output of $A^E 2^{+2mk}$ modulo N (column 7, lines 54-62);;

operating said circuit with one input being the output from said repeated step and the other input being the constant 1, whereby the output of said circuit, after at most t cycles, is A^E modulo N (column 16, lines 53-57 and column 1, lines 59-60).

Monier is silent in disclosing that mk is greater than or equal to $n+2$. This modification would give the m words of k bits ample storage space if the register were greater than $n+2$. One of ordinary skill in the art would know that a memory overflow would cause hardware to return invalid data.

In view of this, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Monier because it would allow the bits to be shifted without overflowing.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael R Vaughan whose telephone number is 703-305-0354. The examiner can normally be reached on M-F 7:30-4:00.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on 703-305-9648. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MV
Michael R Vaughan

Examiner

Art Unit 2131


AYAZ SHEIKH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100